. The processor consumes 7.9μW at 0.8V supply voltage and 1.1MHz clock frequency. Fig.1 shows the architecture of the passive RFID tag. It consists of RF analog frontend, digital baseband processor, non-volatile memory (NVM), on-chip temperature sensor and off-chip active sensor. The received signal is extracted from the antenna and demodulated by the RF analog frontend in the frequency range of 860MHz~960MHz. The baseband processor fulfills the process of protocol and controls the operation of sensors and NVM. Fig.2 shows the proposed structure of the baseband processor. It receives the demodulated information from frontend, and then performs the decoding, CRC checking and command identification. Then it will start the NVM or the on-chip sensor or I 2 C-bus interface block, according to the received command. Finally it sends message back to the reader. The processor employs Slotted ALOHA algorithm as anti-collision mechanism [6] . The power management (PM) block controls the operation of the circuit blocks in tag chip adaptively and dynamically so that the power consumption of the processor can be reduced effectively.
RFID Tag Architecture

Design of Low-Power Baseband Processor
Fig . 3 illustrates the function of the PM block. It controls the operation of the circuit blocks in tag chip adaptively and dynamically. When the processor operates in receive state, only decoder and CRC check blocks are activated. After receiving the whole message, PM block disables the decoder and CRC check block, and enables command decoder and state controller. Then according to the received command, it will respectively start NVM controller or sensor controller or I 2 C-bus interface and perform the read/write operation of the data. Finally, encoder and slot counter blocks are activated to encode the message and backscatter it to the reader. Thus, the PM block enables the operating blocks and disables the idle blocks dynamically to reduce the overall power consumption of the tag baseband processor. 
Power Management
Fig. 4 Clock gating and operand isolation techniques
This processor can work properly with voltage from 0.8 to 1.8V. In order to minimize the power consumption, standard digital cells are selected to work at 0.8V. The power consumption is directly proportional to its clock frequency so that the clock frequency of the chip must be reduced as low as possible. We optimize the clock frequency of the chip by trading-off between the tag performance and the power consumption. Considering that the data symbol of uplink and downlink has a mid-symbol phase inversion, the minimum frequency should at least double frequency of uplink and downlink data rates.
Embedded Temperature Sensor and I
2 C-bus A low power temperature sensor with dual-resolution operation modes: a high-resolution mode with a small temperature sensing range and a low-resolution mode with a wide sensing range, is embedded in the tag chip. The baseband processor controls the operation of the on-chip sensor. In specific applications, some other off-chip active sensors are also widely used, such as humidity sensor, acceleration sensor and so on. These sensors generally integrate I 2 C-bus interface to communicate with processor. In this design, I
2 C-bus interface block is designed in the processor to control the off-chip active sensor. I 2 C-bus interface can establish the correspondence between the tag and the off-chip active sensor. Thus, the RFID reader can access the off-chip sensor by operating the tag.
Measurement Results
The baseband processor was fabricated in 0.18μm CMOS process. The chip integrated a baseband processor, a dual-resolution temperature sensor, I
2 C-bus interface and 192-bit NVM memory. Fig. 5 shows the microphotograph of the chip. The area of the baseband processor is 0.4×0.4mm 2 . We measured the chip. Fig. 6 shows that the baseband processor can correctly perform the EPC C1G2 UHF RFID protocol. The inaccuracy of the temperature sensor is -0.6˚C /0.5˚C (-1.0˚C /1.2˚C) over operating range from 5C to 15˚C in high resolution mode (-30˚C to 50˚C in low resolution mode). I 2 C-bus interface block is compatible with I 2 C-bus interface protocol. The baseband processor consumes 7.9μW at supply voltage of 0.8V and clock frequency of 1.1MHz.
Conclusion
This paper designed and fabricated a low-power digital baseband processor for passive UHF RFID tag with on-chip temperature sensor and interface for off-chip active sensors. It was compatible with EPC C1G2 protocol. The baseband processor consumes 7.9μW at supply voltage of 0.8V and clock frequency of 1.1MHz.
